Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performance optimizing compiler for building a compiled SRAM

Performance optimizing compiler for building a compiled SRAM

US Patent 6002633 · Granted Dec 14, 1999

Estimated economic value: $24,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Account opening computer system architecture and process for implementing same2025
Document imaging apparatus with leading edge engagement for improved performance2025
Document imaging apparatus with leading edge engagement for improved performance2024
Document imaging system and method for imaging documents2024
Document imaging system and method for imaging document2024
Document imaging system and method for imaging document2023
Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Document imaging system and method for imaging documents2020
Account opening computer system architecture and process for implementing same2020
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020