Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS twin-tub negative voltage switching architecture

CMOS twin-tub negative voltage switching architecture

US Patent 5994948 · Granted Nov 30, 1999

Estimated economic value: $22,667,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system tester using test pad real time monitoring2023
Initialization techniques for memory devices2023
Adjustable NAND write performance2022
Memory device, memory address decoder, system, and related method for memory att2022
Initialization techniques for memory devices2022
Memory system tester using test pad real time monitoring2021
Adjustable NAND write performance2021
Erase techniques and circuits therefor for non-volatile memory devices2016
Method of programming selection transistors for NAND flash memory2015
Erase techniques and circuits therefor for non-volatile memory devices2014
Method and circuit to discharge bit lines after an erase pulse2014
Memory device in particular extra array configured therein for configuration and2013