Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for generating a program to facilitate rearrangement of address bits among addresses in a massively parallel processor system

Method and system for generating a program to facilitate rearrangement of address bits among addresses in a massively parallel processor system

US Patent 5991866 · Granted Nov 23, 1999

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for gesture recognition2025
System and method for mass visualization of real estate properties2015
Consistency checking of source instruction to execute previously translated inst2013
Checking for instruction invariance to execute previously obtained translation c2011
Method and system for implementing a concurrent set of objects2010
Method and apparatus for decreasing object copying by a generational, copying ga2009
Age segregation for garbage collector2008
Shared synchronized skip-list data structure and technique employing linearizabl2008
Switching to original code comparison of modifiable code for translated code val2008
Deferring and combining write barriers for a garbage-collected heap2008
Garbage-first garbage collection2008
Method for storing long-term performance data in a computer system with finite s2007