Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of testing memory operations employing self-repair circuitry and permanently disabling memory locations

Method of testing memory operations employing self-repair circuitry and permanently disabling memory locations

US Patent 5987632 · Granted Nov 16, 1999

Estimated economic value: $14,390,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-cost efficient solar panels2017
Error detection and correction in ternary content addressable memory (TCAM)2017
Error detection and correction in binary content addressable memory (BCAM)2016
Low-cost solar collector2014
Resonant digital data transmission2010
Crossbar switch with grouped inputs and outputs2009
Conditioning logic technology2009
Detecting faults in dual port FIFO memories2004
Parallel testing of a multiport memory2004
Asynchronous bist for embedded multiport memories2003
Use of a scan chain for configuration of BIST unit operation2003
Detecting interport faults in multiport static memories2003