Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated multi-layer test pads and methods therefor

Integrated multi-layer test pads and methods therefor

US Patent 5981302 · Granted Nov 9, 1999

Estimated economic value: $24,477,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for fabricating free-standing nanostructures2006
Device for performing surface treatment on semiconductor wafers2003
Method for making an anti-fuse2002
Method for quantifying proximity effect by measuring device performance2001
Method of fabricating semiconductor chips with silicide and implanted junctions2000
Fuse layout for improved fuse blow process window2000
Manufacturing self-aligned polysilicon fet devices isolated with maskless shallo2000
Method of maximizing chip yield for semiconductor wafers2000
Method to minimize watermarks on silicon substrates1999
Integrated multi-layer test pads1999
Integrated multi-layer test pads1999
Integrated multi-layer test pads1999