Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for measuring a maximum and minimum response time of a plurality of devices on a data bus and adapting the timing of read and write time slots

Method and system for measuring a maximum and minimum response time of a plurality of devices on a data bus and adapting the timing of read and write time slots

US Patent 5978927 · Granted Nov 2, 1999

Estimated economic value: $15,142,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Encryption-based security protection for processors2021
Encryption-based security protection for processors2018
Device level performance monitoring and analysis2015
Encryption-based security protection for processors2006
Method and circuitry for phase align detection in multi-clock domain2005
Memory exchange2005
Method and apparatus for 24-bit memory addressing in microcontrollers2004
Parasitically powered microprocessor capable of transmitting data over a single 2002
Parasitically powered microprocessor capable of transmitting data over a single 2002
Integrated circuit having hardware circuitry to prevent electrical or thermal st2001
Systems and methods for protecting access to encrypted information2001
Systems and methods for protecting access to encrypted information2001