Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology for designing an integrated circuit using a reduced cell library for preliminary synthesis

Methodology for designing an integrated circuit using a reduced cell library for preliminary synthesis

US Patent 5956497 · Granted Sep 21, 1999

Estimated economic value: $3,930,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous start for timed functions2022
High speed memory simulation2012
Replicant simulation2012
Shutterless infrared imager algorithm with drift correction2011
Replicant simulation2011
Temporal replicant simulation2011
Shutterless infrared imager algorithm with drift correction2010
Registration methods for fusing corresponding infrared and visible light images2010
Apparatus and methods for simulation of electronic circuitry2008
Thermal imager utilizing improved radiometric calibration technique2007
Apparatus and methods for cell models for timing and power analysis2007
Apparatus and methods for interconnect simulation in electronic circuitry using 2007