Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Yield improvement techniques through layout optimization

Yield improvement techniques through layout optimization

US Patent 5953518 · Granted Sep 14, 1999

Estimated economic value: $19,624,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for avoiding dicing chip-outs in integrated circuit die2008
Statistical decision system2004
Placement and routing of circuits using a combined processing/buffer cell2004
Utilizing a technology-independent system description incorporating a metal laye2004
Test limits based on position2003
Device frequency measurement system2003
Corrosion sensitivity structures for vias and contact holes in integrated circui2001
Reduced voltage quiescent current test methodology for integrated circuits2001
On-chip misalignment indication2001
Method of selecting and synthesizing metal interconnect wires in integrated circ2001
Performance monitoring circuitry for integrated circuits2001
Process monitor circuitry for integrated circuits2000