Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deadlock avoidance in a bridge between a split transaction bus and a single envelope bus

Deadlock avoidance in a bridge between a split transaction bus and a single envelope bus

US Patent 5949981 · Granted Sep 7, 1999

Estimated economic value: $31,881,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for implementing a Digital-to-Analog Converter2008
Controller for providing access to a video frame buffer in split-bus transaction1998
Dual bus concurrent multi-channel direct memory access controller and method1998
Direct memory access channel architecture and method for reception of network in1998
Bridge for interconnecting a computer system bus, an expansion bus and a video f1998
Dynamic hierarchical arbitration of computer resource access requests1997
DMA controller having a plurality of DMA channels each having multiple register 1997
Frame buffer interface logic for conversion of pixel data in response to data fo1997
Bus bridge address translator1997
Method and apparatus for presenting an access request from a computer system bus1997
Method of and system for transferring multiple priority queues into multiple log1991
INFO 1 detection1988