Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer implemented method for estimating fabrication yield for semiconductor integrated circuit including memory blocks with redundant rows and/or columns

Computer implemented method for estimating fabrication yield for semiconductor integrated circuit including memory blocks with redundant rows and/or columns

US Patent 5946214 · Granted Aug 31, 1999

Estimated economic value: $2,486,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Touch control panel, touch control display panel, and touch control display appa2025
Touch control structure, touch display panel and electronic device2025
Display panel, preparation method thereof, and display device2025
Touch control structure and display apparatus with signal lines in double and si2025
Display substrate and display apparatus2025
Display panel and display apparatus2025
Touch control structure, touch display panel and electronic device2025
Display substrate and display device2025
Display substrate and display device2025
Full-screen display method for mobile terminal and device2025
Display substrate and display apparatus2025
Display panel, preparation method thereof, and display device2025