Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor configured to execute multiple threads including interrupt service routines

Microprocessor configured to execute multiple threads including interrupt service routines

US Patent 5944816 · Granted Aug 31, 1999

Estimated economic value: $2,486,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Paging hierarchies for extended page tables and extended page attributes2024
Platform first error handling2021
Processor support for hardware transactional memory2021
Adaptive extension of leases for entries in a translation lookaside buffer2019
Using leases for entries in a translation lookaside buffer2018
Method and apparatus for performing a bus lock and translation lookaside buffer 2018
Processor support for hardware transactional memory2018
Methods and systems for measurement and verification weighting with temperature 2017
Vertical subsea tree annulus and controls access2016
Randomly branching using hardware watchpoints2016
Nested speculative regions for a synchronization facility2016
Randomly branching using performance counters2016