Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture and methods for a hardware description language source level analysis and debugging system

Architecture and methods for a hardware description language source level analysis and debugging system

US Patent 5937190 · Granted Aug 10, 1999

Estimated economic value: $54,709,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boost converter2025
Resonant converter having switch on-time control mechanism2025
Efficient statistical techniques for detecting sensitive data2024
Generative adversarial network for named entity recognition2023
Performance tuning of a hardware description language simulator2023
Efficient statistical techniques for detecting sensitive data2023
Placement-based congestion-aware logic restructuring2019
Optimizing the ordering of the inputs to large commutative-associative trees of 2019
Placement of single-bit and multi-bit flip-flops2016
TSV formation processes using TSV-last approach2016
Power state transition verification for electronic design2014
Pre-route and post-route net correlation with defined patterns2012