Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Page buffer for a multi-level flash memory with a limited number of latches per memory cell

Page buffer for a multi-level flash memory with a limited number of latches per memory cell

US Patent 5930172 · Granted Jul 27, 1999

Estimated economic value: $2,155,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program/verify technique for multi-level flash cells enabling different threshol2000