Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selectable clock generation mode

Selectable clock generation mode

US Patent 5926053 · Granted Jul 20, 1999

Estimated economic value: $7,441,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heterogeneous integration of components onto compact devices using moiré based m2025
Nanoscale-aligned three-dimensional stacked integrated circuit2024
Nanofabrication and design techniques for 3D ICs and configurable ASICs2024
Heterogeneous integration of components onto compact devices using moiré based m2024
Nanoscale-aligned three-dimensional stacked integrated circuit2023
Heterogeneous integration of components onto compact devices using moire based m2022
Stretching setup and hold times in synchronous designs2001
Detecting self-modifying code in a pipelined processor with branch processing by1999
NDIRTY cache line lookahead1999
NDIRTY cache line lookahead1999
Distributed clock generator1998
Processor having a frequency modulated core clock based on the criticality of pr1998