Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced area gate array cell design based on shifted placement of alternate rows of cells

Reduced area gate array cell design based on shifted placement of alternate rows of cells

US Patent 5923060 · Granted Jul 13, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Various methods and apparatuses to route multiple power rails to a cell2012
Various methods and apparatuses to preserve a logic state for a volatile latch c2009
Various methods and apparatuses to route multiple power rails to a cell2007
Dual-height cell with variable width power rail architecture2006
Various methods and apparatuses to preserve a logic state for a volatile latch c2006
Hybrid semiconductor circuit with programmable intraconnectivity2006
Dual-height cell with variable width power rail architecture2005
Gate array architecture using elevated metal levels for customization2003
Routing driven, metal programmable integrated circuit architecture with multiple2002
Power and signal routing technique for gate array design2000
Integrated circuit cell architecture and routing scheme1999
Integrated circuit cell architecture and routing scheme1999