Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for write miss processing in a copy-back data cache with an allocating load buffer and a non-allocating store buffer

Apparatus and method for write miss processing in a copy-back data cache with an allocating load buffer and a non-allocating store buffer

US Patent 5920889 · Granted Jul 6, 1999

Estimated economic value: $81,373,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alignment of samples across different clock domains2018
Alignment of samples across different clock domains2017
Dynamic node configuration in directory-based symmetric multiprocessing systems2014
Synchronous operation of a system with asynchronous clock domains2012
Method and apparatus for power savings in a multi-threaded processor using a sym2012
Mechanism to stop instruction execution at a microprocessor2008
Automatic delay element insertion system for addressing holdtime problems2003
Method and apparatus for debugging an integrated circuit2002
Method and apparatus for dynamically switching a cache between direct-mapped and2002
Processor coupled by visible register set to modular coprocessor including integ2001
Method and apparatus for executing string instructions2001
Methods and apparatus for synchronizing asynchronous test structures and elimina2001