Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing area and pin count required in design for test of wide data path memories

Method and apparatus for reducing area and pin count required in design for test of wide data path memories

US Patent 5920573 · Granted Jul 6, 1999

Estimated economic value: $123,162,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scanning optical delay line using a reflective element arranged to rotate2006
Synchronous random access memory having column factor counter for both serial an2000
Method and device for testing a semiconductor serial access memory device throug2000
Phased sense amplifiers2000
Method and apparatus for a design for test, parallel block write operation1998
Method and system for reduced column redundancy using a dual column select1998