Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a design for test, parallel block write operation

Method and apparatus for a design for test, parallel block write operation

US Patent 5740179 · Granted Apr 14, 1998

Estimated economic value: $17,096,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field effect transistor having a plurality of field plates2014
Scanning optical delay line using a reflective element arranged to rotate2006
Synchronous random access memory having column factor counter for both serial an2000
Method and device for testing a semiconductor serial access memory device throug2000
High-speed memory arranged for operating synchronously with a microprocessor2000
Phased sense amplifiers2000
Four-bit block write for a wide input/output random access memory in a data proc1999
High speed memory arranged for operating synchronously with a microprocessor1999
Method and apparatus for reducing area and pin count required in design for test1999
Data processing system arranged for operating synchronously with a high speed me1999
Random access memory with latency arranged for operating synchronously with a mi1998
Method and system for reduced column redundancy using a dual column select1998