Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Operand cache addressed by the instruction address for reducing latency of read instruction

Operand cache addressed by the instruction address for reducing latency of read instruction

US Patent 5919256 · Granted Jul 6, 1999

Estimated economic value: $3,020,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DVD recorder and PVR instant on architecture2012
DVD recorder and PVR instant on architecture2011
Method and/or apparatus for implementing global motion compensation in a video s2010
Integrated clock generator with programmable spread spectrum using standard PLL 2008
Configurable branch prediction for a processor performing speculative execution2003
Configurable branch prediction for a processor performing speculative execution2002
Configurable branch prediction for a processor performing speculative execution2001
Pipeline throughput via parallel out-of-order execution of adds and moves in a s2001
Pipeline throughput via parallel out-of-order execution of adds and moves in a s2001
Configurable branch prediction for a processor performing speculative execution2000
Segment descriptor cache addressed by part of the physical address of the desire2000
Optimized binary adder and comparator having an implicit constant for an input1999