Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication method for reduced-dimension FET devices

Fabrication method for reduced-dimension FET devices

US Patent 5908307 · Granted Jun 1, 1999

Estimated economic value: $3,223,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for uniformly forming porous semiconductor on a substrate2020
Backplane reinforcement and interconnects for solar cells2019
High-throughput batch porous silicon manufacturing equipment design and processi2018
Apparatus and methods for uniformly forming porous semiconductor on a substrate2018
High-productivity porous semiconductor manufacturing equipment2018
High productivity deposition reactor comprising a gas flow chamber having a tape2018
Metal foil metallization for backplane-attached solar cells and modules2017
High-throughput batch porous silicon manufacturing equipment design and processi2017
Monolithically isled back contact back junction solar cells2016
Apparatus for forming porous silicon layers on at least two surfaces of a plural2016
Releasing apparatus for separating a semiconductor substrate from a semiconducto2016
High productivity spray processing for the metallization of semiconductor workp2016