Home › Method of making floating-gate memory-cell array with digital logic transistors

Method of making floating-gate memory-cell array with digital logic transistors

US Patent 5907171 · Granted May 25, 1999

Estimated economic value: $42,685,000 ⓘ

Assignee