Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned and process-adjusted high density power transistor with gate sidewalls provided with punch through prevention and reduced JFET resistance

Self-aligned and process-adjusted high density power transistor with gate sidewalls provided with punch through prevention and reduced JFET resistance

US Patent 5907169 · Granted May 25, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices with sealed, unlined trenches and methods of forming same2014
Semiconductor devices with sealed, unlined trenches and methods of forming same2014
Methods for manufacturing trench MOSFET with implanted drift region2013
Trenched MOSFETS with improved gate-drain (GD) clamp diodes2013
Trench MOSFET with double epitaxial structure2012
Semiconductor devices with sealed, unlined trenches and methods of forming same2012
Elimination of gate oxide weak spot in deep trench2012
Insulated gate bipolar transistor (IGBT) with monolithic deep body clamp diode t2011
Trench metal oxide semiconductor field effect transistor (MOSFET) with low gate 2011
Tungsten plug drain extension2011
Semiconductor devices with sealed, unlined trenches and methods of forming same2011
Depletion mode trench MOSFET for improved efficiency of DC/DC converter applicat2011