Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

CPU reads data from slow bus if I/O devices connected to fast bus do not acknowledge to a read request after a predetermined time interval

US Patent 5898894 · Granted Apr 27, 1999

Estimated economic value: $99,695,000

Assignee

Inventors

View full patent text on Google Patents →