Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical memory system for microcode and means for correcting errors in the microcode

Hierarchical memory system for microcode and means for correcting errors in the microcode

US Patent 5898867 · Granted Apr 27, 1999

Estimated economic value: $19,884,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for prefetching branch history information2009
Superscalar microprocessor having multi-pipe dispatch and execution unit2006
Last iteration loop branch prediction upon counter threshold and resolution upon2006
Memory card interface method using multiplexed storage protect key to indicate c2001
High performance shared cache2000
Logical bus structure including plural physical busses for a multiprocessor syst1999
Processor for character strings of variable length1998
Token-based serialisation of instructions in a multiprocessor system1998
Computer system with double width data bus1998
Method for executing branch instructions by processing loop end conditions in a 1997
Method for executing branch instructions by processing loop end conditions in a 1997
Method for executing branch instructions by processing loop end conditions in a 1997