Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for maintaining memory coherency in a computer system having a cache utilizing snoop address injection during a read transaction by a dual memory bus controller

US Patent 5893921 · Granted Apr 13, 1999

Estimated economic value: $29,035,000

Assignee

Inventors

View full patent text on Google Patents →