Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double photoresist layer self-aligned heterojuction bipolar transistor

Double photoresist layer self-aligned heterojuction bipolar transistor

US Patent 5892248 · Granted Apr 6, 1999

Estimated economic value: $4,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra high speed heterojunction bipolar transistor having a cantilevered base2004
Ultra high speed heterojunction bipolar transistor having a cantilevered base2004
Integrated circuit structure having a charge injection barrier2003
Integrated circuit structure having a charge injection barrier2003
Method of fabricating monolithic multifunction integrated circuit devices2002
Method of fabricating monolithic multifunction integrated circuit devices2002
Method of fabricating monolithic multifunction integrated circuit devices2002
Backgate heterojunction acoustic charge transport device2002
Heterojunction bipolar transistor with reduced thermal resistance2002
Heterojunction bipolar transistor with reduced thermal resistance2002
Quenchable VCO for switched band synthesizer applications2000
High-frequency GaAs substrate based schottky barrier diodes2000