Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Paged memory architecture for a single chip multi-processor with physical memory pages that are swapped without latency

Paged memory architecture for a single chip multi-processor with physical memory pages that are swapped without latency

US Patent 5890013 · Granted Mar 30, 1999

Estimated economic value: $45,277,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller with power management logic2006
Pipelined memory controller and method of controlling access to memory devices i2004
Memory controller with power management logic2004
System and method for controlling retire buffer operation in a memory system2003
Pipelined memory controller and method of controlling access to memory devices i2003
Memory controller with power management logic2003
Memory controller with timing constraint tracking and checking unit and correspo2002
Apparatus and method for thermal regulation in memory subsystems2002
Rambus DRAM (RDRAM) apparatus and method for performing refresh operations2001
Method to share memory in a single chip multiprocessor system2001
Method to share memory in a single chip multiprocessor system2001
Method to share memory in a single chip multiprocessor system2001