Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Burn-in stress control circuit for a semiconductor memory device

Burn-in stress control circuit for a semiconductor memory device

US Patent 5881004 · Granted Mar 9, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods involving data bus inversion memory circuitry, configuration2019
Systems and methods involving data bus inversion memory circuitry, configuration2016
Voltage boosting circuit having cross-coupled precharge circuits2001
Semiconductor memory device with a multi-bank structure2001
Integrated circuit memory device2000
Semiconductor memory device with cascaded burn-in test capability2000
Memory sub-word line driver operated by unboosted voltage1999
Integrated circuit memory devices including split word lines and predecoders and1998
Pulse generating circuit for use in a semiconductor memory device1998
Circuit for controlling a self-refresh period in a semiconductor memory device1996