Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimization of circuit delay and power through transistor sizing

Minimization of circuit delay and power through transistor sizing

US Patent 5880967 · Granted Mar 9, 1999

Estimated economic value: $43,140,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and computer program products for implementing an electronic d2020
Methods, systems, and computer program products for implementing an electronic d2019
Fast monte carlo statistical analysis using threshold voltage modeling2015
Method and system for performing fast electrical analysis and simulation of an e2015
Circuit simulation methodology to calculate leakage current during any mode of c2014
Method and system for performing voltage-based fast electrical analysis and simu2013
Hybrid system of static analysis and dynamic simulation for circuit design2004
Hybrid system of static analysis and dynamic simulation for circuit design2004
Transistor level circuit simulator using hierarchical data2003
Minimization of circuit delay and power through transistor sizing2001
Minimization of circuit delay and power through transistor sizing2001