Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for fetching multiple groups of instructions from an instruction cache in a RISC processor system for execution during separate cycles

System and method for fetching multiple groups of instructions from an instruction cache in a RISC processor system for execution during separate cycles

US Patent 5870574 · Granted Feb 9, 1999

Estimated economic value: $23,523,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heat dissipation device2015
Multiprocessor node controller circuit and method2011
Circuits and methods for detecting and assisting wire transitions2010
Multiprocessor node controller circuit and method2008
Circuits and methods for detecting and assisting wire transitions2007
Circuits and methods for detecting and assisting wire transitions2006
Multiprocessor node controller circuit and method2004
Cache line converter2004
Arbitration protocol for a shared data cache2004
Method and cache-coherence system allowing purging of mid-level cache entries wi2004
Shared write buffer for use by multiple processor units2003
Shared write buffer for use by multiple processor units2002