Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and cache-coherence system allowing purging of mid-level cache entries without purging lower-level cache entries

Method and cache-coherence system allowing purging of mid-level cache entries without purging lower-level cache entries

US Patent 6681293 · Granted Jan 20, 2004

Estimated economic value: $6,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for synchronizing behavior-driven development (BDD) specific2024
Method to integrate co-processors with a protocol processing pipeline2021
Evaluating user interface efficiency2020
Replication in a protocol offload network interface controller2020
System and methods of centrally managing a wireless power outlet for powering el2019
Method for in-line TLS/SSL cleartext encryption and authentication2019
Systems and methods for managing a distributed wireless power transfer network f2019
Distributed cache coherent shared memory controller integrated with a protocol o2017
Method for efficient routing in a network interface card2017
System and method for providing and controlling inductive power charging2017
Network adaptor configured for connection establishment offload2017
Content-aware digital media storage device and methods of using the same2016