Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Defect insertion testability mode for IDDQ testing methods

Defect insertion testability mode for IDDQ testing methods

US Patent 5869977 · Granted Feb 9, 1999

Estimated economic value: $168,808,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Termination circuits and methods for bused and networked devices2001
Integrated circuit structures and methods to facilitate accurate measurement of 2001
Background leakage zeroing by temperature and voltage dependence for IDDQ measur2001
Integrated RC filters2000
UV methods for screening open circuit defects in CMOS integrated circuits2000
Termination circuits and methods for memory buses and devices2000
Termination circuits and methods therefor1999
UV methods for screening open circuit defects in CMOS integrated circuits1999
Leakage tracking device sample for IDDQ measurement and defect resolution1999
Method and apparatus with cascode biasing magneto field effect transistors for i1998
Method and apparatus coupling together magneto field effect transistors in serie1998
Methods and apparatus for improving frequency response of integrated RC filters 1998