Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testable programmable gate array and associated LSSD/deterministic test methodology

Testable programmable gate array and associated LSSD/deterministic test methodology

US Patent 5867507 · Granted Feb 2, 1999

Estimated economic value: $19,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Continuous gas detection and monitoring apparatus for harsh environments2020
Portable long term gas detecting and monitoring apparatus2020
Harsh environment differential pressure monitor2020
Portable gas detecting and monitoring apparatus2020
Identifying and mitigating electromigration failures in signal nets of an integr2015
Systems and methods for single cell product path delay analysis2015
Systems and methods for single cell product path delay analysis2014
Method and apparatus for manufacturing diamond shaped chips2011
Electrostatic discharge failure avoidance through interaction between floorplann2009
Method and apparatus for manufacturing diamond shaped chips2007
Method and apparatus for performing power routing on a voltage island within an 2007
Nested voltage island architecture2006