Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for manufacturing a multi layer bumped semiconductor device

Process for manufacturing a multi layer bumped semiconductor device

US Patent 5863812 · Granted Jan 26, 1999

Estimated economic value: $4,285,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-efficiency solar photovoltaic cells and modules using thin crystalline semi2017
High density leaded ball-grid array package2001
SiO2 wire bond insulation in semiconductor assemblies2001
Molded lead frame ball grid array2000
Oxide wire bond insulation in semiconductor assemblies2000
Oxide wire bond insulation in semiconductor assemblies2000
S.sub.i O.sub.2 wire bond insulation in semiconductor assemblies2000
High density leaded ball-grid array package1998
Molded leadframe ball grid array1998
Electrically enhanced power quad flat pack arrangement1998
Technique to produce cavity-up HBGA packages1998
Leadframe ball grid array package1998