Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming robust interconnect and contact structures in a semiconductor and/or integrated circuit

Method of forming robust interconnect and contact structures in a semiconductor and/or integrated circuit

US Patent 5861676 · Granted Jan 19, 1999

Estimated economic value: $4,528,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making a scalable flash EEPROM memory cell with notched floating gate 2008
Scalable flash EEPROM memory cell with notched floating gate and graded source r2007
Scalable flash EEPROM memory cell with notched floating gate and graded source r2006
Ternary content addressable memory (TCAM) cells with small footprint size and ef2005
Method of forming local oxidation with sloped silicon recess2003
Edge metal for interconnect layers1999
Metal plug local interconnect1999
Self-aligning contact and interconnect structure1997
Methods for fabricating integrated circuits including openings to transistor reg1997
Self-aligning contact and interconnect structure1996
Semiconductor structure using local planarization with self-aligned transistors1995
Programmable semiconductor integrated circuits having fusible links1995