Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic speed-up by selecting true/false combinations with the slowest logic signal

Logic speed-up by selecting true/false combinations with the slowest logic signal

US Patent 5856746 · Granted Jan 5, 1999

Estimated economic value: $49,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alignment of samples across different clock domains2018
Alignment of samples across different clock domains2017
Dynamic node configuration in directory-based symmetric multiprocessing systems2014
Synchronous operation of a system with asynchronous clock domains2012
Method and apparatus for power savings in a multi-threaded processor using a sym2012
Method and apparatus for dynamically switching a cache between direct-mapped and2002
Processor coupled by visible register set to modular coprocessor including integ2001
System for simultaneously accessing one or more stack elements by multiple funct2000
Apparatus and method for write miss processing in a copy-back data cache with an1999
Processor complex for executing multimedia functions1999
System and method for performing multiway branches using a visual instruction se1999
Apparatus and method for prefetching data into an external cache1998