Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compiler and method for avoiding unnecessary recompilation

Compiler and method for avoiding unnecessary recompilation

US Patent 5854932 · Granted Dec 29, 1998

Estimated economic value: $1,120,689,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Composing diverse remote cores and FPGAs2024
Instruction block allocation2023
Out-of-order block-based processors and instruction schedulers using ready state2023
FPGA-efficient directional two-dimensional router2023
Multiported parity scoreboard circuit2022
Hybrid block-based processor and custom function blocks2022
Shortcut routing on segmented directional torus interconnection networks2022
Incremental scheduler for out-of-order block ISA processors2021
Decoupled processor instruction window and operand buffer2021
Multicast message delivery using a directional two-dimensional router and networ2021
Composing cores and FPGAS at massive scale with directional, two dimensional rou2020
Connecting diverse client cores using a directional two-dimensional router and n2019