Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating bitline test mode with digitally controllable bitline equalizers

Floating bitline test mode with digitally controllable bitline equalizers

US Patent 5848008 · Granted Dec 8, 1998

Estimated economic value: $52,989,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Structures and methods of identifying unprogrammed bits for one-time-programmabl2022
Memory with read circuit for current-to-voltage slope characteristic-based sensi2022
Charge trap memory devices2022
Twin cell memory-based physically unclonable function2022
Authenticating a hardware chip using an intrinsic chip identifier2021
Data dependent sense amplifier with symmetric margining2021
Program and erase memory structures2020
Providing an authenticating service of a chip2020
Architecture and implementation of cortical system, and fabricating an architect2020
Architecture and implementation of cortical system, and fabricating an architect2019
Providing an authenticating service of a chip2019