Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for performing dead-zone quantization in a single processor instruction

Method for performing dead-zone quantization in a single processor instruction

US Patent 5845112 · Granted Dec 1, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synchronization of asymmetric processors executing in quasi-dual processor lock 2025
System and method for a pipelined multi-layer switching network2024
Core processor and redundant branch processor with control flow attack detection2024
Programmable multi-level data access address generator2024
Multiple interfaces for multiple threads of a hardware multi-thread microprocess2024
Programmable multi-level data access address generator2024
System and method for storing and accessing preprocessed data2024
Multi-threaded processor with power granularity and thread granularity2024
Reconfigurable SIMD engine2024
Fast recovery for dual core lock step2024
Multi-threaded secure processor with control flow attack detection2024
System for error detection and correction in a multi-thread processor2023