Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address lines load reduction

Address lines load reduction

US Patent 5845098 · Granted Dec 1, 1998

Estimated economic value: $24,331,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and a computer readable medium for performing static timing analysis of a2011
Method and apparatus for camera shake compensation2011
Device and system for reducing noise induced errors2011
Device and method for sharing charge2011
Apparatus and a method for low noise sensing2011
Non-high impedence device and method for reducing energy consumption2009
Apparatus and method for implementing viterbi butterflies2001
Fault tolerant serial arbitration system2000
Dynamic RAM in a microprocessor system2000
Dynamic RAM in a microprocessor system2000
Multi-bit exclusive or1999
Low power serial arbitration system1999