Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for handling variable data word widths and array depths in a serial shared abist scheme

Method and apparatus for handling variable data word widths and array depths in a serial shared abist scheme

US Patent 5835502 · Granted Nov 10, 1998

Estimated economic value: $21,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor chip timing adjustment enhancement2025
Low-latency deserializer having fine granularity and defective-lane compensation2024
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Managed integrated circuit power supply distribution2021
Reducing time of day latency variation in a multi processor system2021
Memory interface latch with integrated write-through and fence functions2021
ACK clock compensation for high-speed serial communication interfaces2020
Link-level cyclic redundancy check replay for non-blocking coherence flow2020
Dropped command truncation for efficient queue utilization in multiprocessor dat2020
Managed integrated circuit power supply distribution2020
Assembling device used for semiconductor equipment2019
Memory interface latch with integrated write-through and fence functions2019