Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system implementing a stop clock acknowledge special cycle

Computer system implementing a stop clock acknowledge special cycle

US Patent 5832243 · Granted Nov 3, 1998

Estimated economic value: $112,239,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Switch/network adapter port coupling a reconfigurable processing element to one 2009
Switch/network adapter port for clustered computers employing a chain of multi-a2008
Switch/network adapter port for clustered computers employing a chain of multi-a2008
Switch/network adapter port coupling a reconfigurable processing element to one 2007
Computer system architecture and memory controller for close-coupling within a h2006
Bus-to-bus bridge in computer system, with fast burst memory range2003
Method and apparatus for multiplexing and demultiplexing addresses of registered2002
Bus-to-bus bridge in computer system, with fast burst memory range2000
"Lock protocol for PCI bus using an additional ""superlock"" signal on the syste2000
Computer system with bridges having posted memory write buffers2000
Computer system using posted memory write buffers in a bridge to implement syste1999
Delayed transaction protocol for computer system bus1999