Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for prefetching targets of memory de-reference operations in a high-performance processor

Mechanism for prefetching targets of memory de-reference operations in a high-performance processor

US Patent 5822788 · Granted Oct 13, 1998

Estimated economic value: $57,272,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Segment to segment network interface2025
Communication fabric structures for increased bandwidth2025
Technology for dynamically tuning processor features2023
Detecting a dynamic control flow re-convergence point for conditional branches i2023
Technology for dynamically tuning processor features2022
Technology for dynamically tuning processor features2021
Automatic predication of hard-to-predict convergent branches2020
Criticality based port scheduling2020
Thread pause processors, methods, systems, and instructions2019
Technique to share information among different cache coherency domains2019
Technique to share information among different cache coherency domains2018
Technique to share information among different cache coherency domains2018