Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital integration gain reduction method

Digital integration gain reduction method

US Patent 5818272 · Granted Oct 6, 1998

Estimated economic value: $8,961,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Constraint weighted regulation of DC/DC converters2015
Regulation of inverter DC input voltage in photovoltaic arrays2015
Dual-loop dynamic fast-tracking MPPT control method, device, and system2015
Pseudo-random bit sequence generation for maximum power point tracking in photov2015
Dynamic frequency and pulse-width modulation of dual-mode switching power contro2014
Phase locked loop having integration gain reduction1998
Method and apparatus for a pulsed tri-state phase detector for reduced jitter cl1997
Modified bang-bang phase detector with ternary output1997
Method and apparatus for CML/EC to CMOS/TTL translators1996
Potentiometric oscillator with reset and test input1994
BiCMOS CMOS/ECL data multiplexer1994
Clock recovery phase lock loop having digitally range limited operating window1991