Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Apparatus and method for reducing power consumption in microprocessors through selective gating of clock signals

US Patent 5815725 · Granted Sep 29, 1998

Estimated economic value: $17,219,000

Assignee

Inventors

View full patent text on Google Patents →