Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked delay loop for clock correction

Phase-locked delay loop for clock correction

US Patent 5815016 · Granted Sep 29, 1998

Estimated economic value: $9,795,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Expert system supported interactive product selection and recommendation2011
Expert supported interactive product selection and recommendation2009
Expert system adapted dedicated internet access guidance engine2006
Expert system adapted data network guidance engine2004
Encryption of configuration stream2001
Configuration logic to eliminate signal contention during reconfiguration2001
Method and structure for viewing static signal levels on integrated circuits usi2000
Partially reconfigurable FPGA and method of operating same2000
Configurable parallel and bit serial load apparatus1999
Internal drive circuit providing third input pin state1999
Input signal interface with independently controllable pull-up and pull-down cir1999
Configuration stream encryption1999