Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller having precharge prediction based on processor and PC bus cycles

Memory controller having precharge prediction based on processor and PC bus cycles

US Patent 5813038 · Granted Sep 22, 1998

Estimated economic value: $83,462,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generation of recommendations from dynamically-mapped data2024
Embedded image management2021
Data processing system having a write request network and a write data network2019
Coherent memory interleaving with uniform latency2018
Methods and systems for controlling ordered write transactions to multiple devic2017
Efficient coherency response mechanism2017
Switch point having look-ahead bypass2016
Piggy-back snoops for non-coherent memory transactions within distributed proces2016
High-speed CLD-based pipeline architecture2015
Flow control for a Serial Peripheral Interface bus2015
High-speed CLD-based internal packet routing2015
Virtual data loopback and/or data capture in a computing system2014