Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nested loop method of identifying synchronous memories

Nested loop method of identifying synchronous memories

US Patent 5812472 · Granted Sep 22, 1998

Estimated economic value: $873,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for test data capture and compression for electronic device an2006
Method and system for test data capture and compression for electronic device an2006
Method and system for distributed testing of electronic devices2005
Method and system for distributed testing of electronic devices2005
Method and system for automatic synchronous memory identification2001
Method and system for automatic synchronous memory identification2001
Programmable pulse generator2000
Programmable pulse generator2000
Tester systems2000
Tester systems2000
Parametric test system and method1999
Synchronous memory test system1999