Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Space saving method and floor plan for fabricating an integrated circuit comprising a high density buffer memory

Space saving method and floor plan for fabricating an integrated circuit comprising a high density buffer memory

US Patent 5806084 · Granted Sep 8, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective power-down for high performance CPU/system2012
Methods and apparatus for collecting process characterization data after first f2010
Fully tested wafers having bond pads undamaged by probing and applications there2010
Programmable junction field effect transistor and method for programming same2010
Clock generator with programmable non-overlapping-clock-edge capability2010
Method for manufacturing a power bus on a chip2009
Selective power-down for high performance CPU/system2009
Clock generator with programmable non-overlapping-clock-edge capability2008
Location-based operations for information handling systems2007
Schottky barrier rectifier and method of manufacturing the same2007
Structure and method for enhanced performance in semiconductor substrates2007
Method of manufacturing a Schottky barrier rectifier2007