Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of protecting an alignment mark in a semiconductor manufacturing process with CMP

Method of protecting an alignment mark in a semiconductor manufacturing process with CMP

US Patent 5801090 · Granted Sep 1, 1998

Estimated economic value: $1,079,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-whiteness polyimide microfiber and preparation method thereof and use2025
Dielectric coated plasmonic photoemitter2024
Dihydropteridinone derivatives, preparation process and pharmaceutical use there2014
CMOS image sensor big via bonding pad application for AICu process2014
CMOS image sensor big via bonding pad application for AlCu Process2013
CMOS image sensor big via bonding pad application for AICu process2013
Selective CESL structure for CMOS application2010
Sidewall spacer for semiconductor device and fabrication method thereof2007
Microelectronic fabrication having edge passivated bond pad integrated with opti2006
Tunable threshold voltage of a thick field oxide ESD protection device with a N-2004
Optical sensor by using tunneling diode2004
Passivation and planarization process for flip chip packages2003